Design
Digital Design
- Design of state machines. Data paths, arbitration and clock domain crossing logic
- Design logic using Verilog or SystemVerilog and Assertion writing
- Logic Synthesis and Timing Constraints
- Design for Test, Scan Insertion and Coding for Design friendly
- Unified Power Format for simulation, synthesis and electrical rule checking and equivalence checking